This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS52J90EVM: Test configuration using the TSW14J56EVM

Part Number: ADS52J90EVM
Other Parts Discussed in Thread: ADS52J90, LMK04826

Dear Support Team,

I would like to configure the ADS52J90EVM and TSW14J56EVM for acquiring data through 32 channels with sampling rate of 40 MS/s and depth resolution of 12 bits for 5000 samples per acquisition. I will really appreciate if you could kindly provide your suggestions by responding to the following inquiries. Thank you.

(1) What should be the characteristics of the reference clock (eg, frequency, duty cycle, amplitude) and I find it difficult to understand the background calculation, how should we calculate these values based on the provided requirement.

(2) Is it possible to use the internal clock and if yes, what are the hardware and GUI setting modifications required?

(3) Is there anything needs to be changed on TSW14J56EVM.

Thank you.

Regards,

Rayyan

  • Hello Rayyan,

    Welcome to TI e2e forum!

    Due to US Thanksgiving holidays, our responses are delayed.

    We will provide a response to your queries next week in the order in which it was received.

    Thanks for your patience and understanding.

  • Rayyan, 

    Thanks for using the ADS52J90! we understand it is a little bit tricky for you to calcuate out all the clock freq. i attached a tool; hope it helps. 

    if you use the standard 16bit JESD rate, the ADC clock should be 80MSPS; the JESD rate will be 4.8G, GTX clock , SYSREF clock depends on other settings as well. 

    I looked some files. you can try the TSW14J56 INI file. you need to put it under.  you will need to set up the external clock on the ADS52J90.

    C:\Program Files (x86)\Texas Instruments\High Speed Data Converter Pro\14J56revD Details\ADC files

    If you alreday purchased ADS52J90 and TSW14J56EVM, hope you can have smooth bring up. 

    Thanks!

    ADS52J90_4L_16x_12b_2s_COMPLEMENT_No Demod.ini

    JESD204B Calaculation Rev1.xlsx

  • Dear Praveen,

    Thank you for your response. I do not have ADS52J90 Currently, I have ADS52J90EVM and TSW14J56EVM. I was following another thread on e2e (e2e.ti.com/.../615530). To simplify and understand the concept,  I am trying to setup the boards in a similar fashion  where it was suggested to use more than 10 MHz clock at J75..

    (1) I applied an external clock with 16MHz pulse train and I would like to acquire a 100kHZ sinusoidal signal with 4MHz sampling rate. When I start capturing the signal, it shows only noise on HSDC pro similar to the other thread. ADS52J90 4L 16x 16b was automatically selected when the DUT was initialized.

    (2) Also, I tried to control the board through MATLAB script. I was able to connect the boards and wanted to use a trig in to TSW14J56EVM. I was wondering what should be the minimum specification of the external trigger in signal to J13.

    (3) Is it possible to use the trigger and continuously acquire data and save the data in CPU until the trigger signal stops after certain time (e.g. 10s)? If so, could you please suggest or share any document regarding the changes in the script or hardware setup?

    Thank you.

  • Rayyan, 

    for some reason, i can't access the post you mentioned.  if you can capture the noise data correctly , it is a good sign. maybe the channel mapping has some issues. if you look at all channels, you might be able to see the 100Khz signal. 

    another way is to switch the ADC to test pattern mode, like RAMP pattern. this way, we can verify the capture is OK. 

    I don't think we used the matlab to control the ADS5290EVM.  to verify the trig capture, you can first try it in the HSDC pro software. You can enable the trig option there. Then verify if trig works.   The externa trig pulse width for the ADC is 1 ADC clock minimal. While you will need to give the trig to TSW14J56EVM. actually TSW14J56 is the main board controlled by Matlab.

    The TX_TRIG for ADC will reset the ADC digital logics. I don't thin you need to use it during your capture. instead,  you give a trig for TSW14J56 board and let it know when to capture data.  Basically, you set up ADS52J90 via its GUI, then you don't change anything there. all the data capture will be done by TSW14J56 either by Matlab or HSDC pro softare  

    Again, we didn't use matlab to capture data in this way.    The TSW card has limited memory, thus I double you can keep 10s data there. most practical way is to trig once, save data, then do it again.  Wish you have a smooth capture. 

    Thanks!

  • Dear Xiao,

    Thank you for the quick response. Is there any mapping document for the AD5290EVM available?. 

    You are right, I am just controlling the TSW evm from Matlab and through TSW it is opening the GUI for ADS. The actual setup I am trying to build requires the continuous capturing of the signal provided at the ADS input. What is the trigger signal width, frequency to TSW supposed to be? Should it be similar to the external clock to ADS or can be lower than that? Thank you

    Regards,

    Rayyan

  • Following is the title of the thread I was referring to. I am getting the same noisy signal as shown on the Aug 08, 2017 post.

    ADS52J90EVM: Issues with configuration (using the TSW14J56EVM)

     

  • Rayyan, 

    right now we don't have the mapping document. our INI file should take care of these mapping. I just want to make sure whether the ADC captures any data by looking at all channel data. 

    for the TSW trig pulse width, you may need to look at the TSW14J56 user manual.  i would say that 1 ADC clock cycle width should be fine.  wider tirg width is certainly better.  Trig signal freq depends on your use case and matlab transfer time. So it depends on the PC.  you need to run expereiment and see.  

    since we didn't use the matlab to capture such data, we have limited information on this. 

    Thanks!

  • Dear Sean,

    Great! I will try some experiment and get back with updated outputs. Thank you.

    Regards,

    Rayyan

  • Dear Sean,

    1. I have checked all the 16 channels on GUI while a 100kHz sinusoidal signal (4Vp-p) was at J1. However, I can only see the noisy signal in all the channels. The LMK clock was set at 1MHz 3.3.V. I am not sure what might cause this issue. Could you please suggest? Also, if possible is there anyway a video call could be arranged to troubleshoot this issue?

    2. I also tried to use the external trigger using MATLAB script in continuous mode. The input trigger signal was 1.8V 10Hz pulse with 5% and 50% duty cycle. I tried both. I used a for loop for data acquisition part. It acquires the data 10 times as specified in the for loop. However, it takes at least 3 minutes to finish the DDR memory for each of the 10 iterations. I can save the data in .csv file and plot it to check the noisy signal. However, it is giving an error (code: 5000) as well. Could you please suggest in this regard.

    Thank you. 

    Regards,

    Rayyan  

  • Rayyan, 

    please confirm whether you can set the ADC to test pattern, RAMP mode.  only you can cpature ramp mode, it means the ADC +TSW board is working fine. 

    I guess you refer the1MHz clock as SYSREF clock. At this monment,  we first need to make sure the RAMP mode is OK. 

    it would be helpful if you can capture the TSW14J56 picture, showing what kind of signals you really get. 

    Thanks!

    Xiaochen

  • Hi Xiaochen,

    Yes I tried the Ramp mode. I tried with 1MHz clock. But it is still showing the noisy signal.

  • In case the other two pictures did not show up on the screen.

  • Rayyan,

    This is not the right response of the capture. there is some setup issues for sure. 

    can you please duplicate the exact EVM user manual setup to repeat the RAMP mode? only when we have duplicate the EVM user manual configurations, we know there is no hardware issues. 

    when I look at your plot, you may try to toggle the MSB first or LSB first in the ADC GUI, and 2's comp or offset binary format in the ADC GUI.  Some time wrong capture is due to mismatch between ADC and TSW card. 

    Thanks!

  • Hi Xiaochen,

    Step wise I followed the same process as mentioned in the EVM user manual. I do not have access to the resources where I can exactly follow the hardware specifications such as 65MHz clock and etc. I will check the second option you suggested and get back to you. Thank you

    Regards,

    Rayyan

  • Hi Xiaochen,

    Could you please tell me how to do that on GUI? I exported the data to Matlab and tried swap the bits but it is still the same.

    Regards,

    Rayyan

  • Rayyan, 

    for the clock thing, you can adjust your setup accordingly based on the user manual description when you are in the JESD mode. Hope the user manual gives you good guidance below. 

    3.3 EVM Clock Configuration The EVM should be shipped with jumpers setting the LMK04826 clocking device (U2) in clock distribution mode. In this configuration shown in Figure 3, the LMK04826 acts as a clock buffer/divider on the external input clock to SMA J75, LMK_CLKIN1. For LVDS mode, this input clock should be set to the desired system clock required by the ADS52J90. To support the JESD204B interface, this input clock should be set to 1/40 the SerDes line rate when the line rate is above 1Gbps and 1/10 the SerDes line rate when the line rate is below 1Gbps. Put another way, the SerDes lane rate will be 10x the reference clock when the calculated lane rate is below 1Gbps and will be 40x the reference clock when the calculated lane rate is above 1Gbps. The HSDCpro GUI will report both the calculated lane rate and the required reference clock each time the user changes the Output Data Rate value in the GUI. Figure 4 and Figure 5 show examples of the message when lane rate is 40x the reference clock and when the lane rate is 10x the reference clock, respectively. Configuration scripts for both 10x rate and 40x rate are provided in folders with the appropriate suffix appended to the folder names. 

    for programming the decidated registers in the ADS52J90, you can find a direct register access part in the GUI.  where you can program the register values based on the datasheet description. 

    if you can send email to mysecuresoftware_medical@list.ti.com, we can contact you directly for video call or emails.  let us discuss through direct communication , instead of e2e .  this way, we can understand more setup information you may not be able to share in the public domain. 

    Thanks!