This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • Resolved

ADC12DJ3200QML-SP: Clock Generator for JESD204B subclass 0

Prodigy 20 points

Replies: 2

Views: 56

Part Number: ADC12DJ3200QML-SP

Hello Support Team,

we are in an early stage of designing a read-out electronic for a space-borne spectrometer, and consider sampling with a single ADC12DJ3200QML-SP that transmits to a single FPGA (Microsemi RTG4). There's no previous experience with JESD204B here, but it appears that we do not require deterministic latency in our application. Which hi-rel clock generator would you recommend to use in such a setup?

Thanks very much for recommendations and perhaps pointers to relevant further reading,

Martin

  • Hi Martin,

    You can use following device. 

    Regards,

    Neeraj

  • In reply to Neeraj Gill:

    Hi Neeraj, 

    thanks for the quick response. I have been looking at the LMK04832 before and was set back a little by the high current consumption. I understand now that the device is quite configurable. Will run the TICS Pro to see where I end up in terms of total power consumption.

    Thanks again

    Martin

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.