Part Number: DAC80004
I need the spice model(.CIR file) for DAC80004IPW. The one which is available on ti.com is the encrypted model. I need the unencrypted one, as i want to create a symbol for this component and then use it in a test bench.
I am not sure if we have an un-encrypted version of the TINA sim. I will check within the team.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Paul_Frost:
Please find the unencrypted spice model for DAC80004.
Note we have verified this model with TINA-TI and Pspice. You may encounter some syntax related errors when you are importing this model into Cadence Virtuoso. You need to correct the error, if you get the same. I am not familiar with Cadence Virtuoso syntax when you are importing models compatible with TINA and Pspice.
In reply to Akhilesh K:
Thanks for the .CIR file. I imported the .cir file to Virtuoso in Pspice view. I have a doubt regarding the pin configuration. I have attached images of the symbol that I got using the .cir file in virtuoso and the image of the device in the data sheet. Some pins in the symbol are different from those in the datasheet. Could you help me out with this.
In reply to Avi Singhal1:
Please see the symbol from TINA. SEL A to D is used for which channel is selected for outputs. That is just for simulation purpose. example below shows cap load drive test for Ch A with SEL A tied to high.
Which pin is the CLK in this setup?
In reply to Vinay Shekhar:
This simulation model is asynchronous and the data bits are loaded directly without any clock edge.
Is it possible to get a synchronous model for DAC80004? or the synchronous model for some other DAC in the same series.
All our spice models for DAC are asynchronous, since the goal of the models is to simulate the output behavior like cap load, stability, current drive, noise etc.
One device series which has this serial clock modelled is DAC8311, but that model is encrypted
Hope you understand.
I tried importing the .CIR file for the model that was provided to virtuoso in pspice view, and created the test bench. While simulating i am getting an error, it says that the mapping is not proper. I have attached the screenshot of the error and the lines to which the error is pointing. Kindly advise.
Attachment is missing. If you want to attach any picture, please use the picture tool from the edit box and upload the same.
As such I am not an expert in Virtuoso, but still I can look into the error, if you post the picture.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.