• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 437 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LVDS via size

xyz xyz
Intellectual 1000 points

Dear

 

I have reviewed the below blog post and some TI's high speed application notes.

https://e2e.ti.com/blogs_/b/analogwire/archive/2015/06/10/differential-pairs-four-things-you-need-to-know-about-vias


but most of the PCBs they have used have many layers.

I have a 4 layers PCB with dielectric constant 4.2.
the board thickness is 63mils (1.6mm).
the stack-up is as follow:


L1 (1.4mils)
d=7mils
L2 (1.2mils)
d=44mils (or 28 mils or 20mils)
L3(1.2mils)
d=7mils
L4 (1.4mils)


I have implemented some 3.125Gbps LVDS vias from L1 to L4.
could you please give me a suitable via size to have 100 Ohm impedance?


Thanks