• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 46 subscribers
  • Views 1003 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS1274 CLKDIV signal connection

user4752936
Prodigy 90 points
Other Parts Discussed in Thread: ADS1274, ADS1278EVM-PDK

Hi,

I am trying to use ADS1274 EVM board without EVM motherboard. My purpose is to use ADS internal 27MHz clk.

So I should set Switch S2 CLKDIV on HIGH (IOVDD) but it seems that CLKDIV is shorted to GND somewhere in the board.

DIVCLK is shorted to GND even S2 DIVCLK switch is low.

So could you check how I should connect the DIVCLK or is there a bug on the board?

  • 0
    TI__Guru 66186 points

    Hello,

    I believe you a using an EVM version which has a known hardware issue. Please refer to the errata regarding ADS1278EVM-PDK PCB Rev F:

    http://www.ti.com/lit/pdf/slaz645

    The problem outlined in the errata can be avoided by cutting the CLKDIV trace on the back of the EVM as shown below. The port expander (U7) will still allow the CLKDIV pin to be pulled high or low through the ADS1278EVM GUI. In High-Speed and High-Resolution Modes, the GUI will force CLKDIV to '1' after you cut the trace as CLKDIV = '0' is not supported in those modes. This will allow you to continue your evaluation of the ADS1278 performance.


    Best Regards,

  • 0 in reply to Ryan Andrews
    Prodigy 90 points

    Hi,

    Thanks for the guidance. Now it is working.