This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DLPC410: ECP2_FINSHED correct functionality

Part Number: DLPC410

Hello,

In the DLPC410 datasheet this signal is stated as active high, meaning, once the DLPR410 finished to load it will go high (page 14 in the DS)

but later on on page 61 (section 9.3 - Initialization Setup) it is stated that it is de-asserted:

9.3 Initialization Setup

     9.3.1 Debugging Guidelines
              Prior to checking the DLPC410 output signals, make sure the reference clock to the DLPC410 is running at 50MHz.
              Check that DONE_DDC (pin K10) signal is asserted and ECP2_Finished is de-asserted indicating the DLPR410 PROM has
              correctly programmed the DLPC410 Controller and the DLPC410 is running.

which is the correct functionality?

  • Moshe,

    Thank you for the catch on this.  It goes high once the DLPC410 has loaded.  I checked the schematic and this signal is attached to D3 (pin 2), which is the green LED indicating that the DLPC410 controller has finished loading the FPGA configuration code and lights and remains lit.

    The reference in 9.3.1should show both as asserted so that the RED LED (3, 4) will be off since it will be 3.3 V on both sides of the LED/resistor and the green LED (1, 2) comes on since it now has 3.3 V across the LED/resistor.

    That is the correct behavior. 

    Fizix