The TI E2E™ design support forums will undergo maintenance from Sept. 28 to Oct. 2. If you need design support during this time, contact your TI representative or open a new support request with our customer support center.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DLPLCRC410EVM: Block and Row Mode

Part Number: DLPLCRC410EVM
Other Parts Discussed in Thread: DLP9500

Hi Team, Is there documentation about what the different "Row Modes" and "Block Modes" mean. I have also looked in the documentation for "DLP® Discovery 4100 - Applications FPGA Pattern Generator Design" and there is no explanation for what the Block and Row modes mean - only that there are things that take on values.

Thank you.