This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DLP9000X: Interface details of DLP9000X

Part Number: DLP9000X
Other Parts Discussed in Thread: DLPC910, , TIDA-00570, DLPC900, DLP9000

I am planning to take up a projector project and wish to use your product DLP9000X. When I gone through datasheet of DLP9000X, it is understood that DLP9000X should be used with DLPC910 controller. It was also noted that interface between DLPC910 and host processor is documented properly. But I am planning to use DLP9000X with my custom board in which Virtex 7 ultra scale FPGA is present. Hence, I would like to connect my virtex 7 FPGA to DLP9000X without DLPC910. In this case, I need interface requirement details of DMD DLP9000X. If you can share the details, I can capture requirements of DMD DLP9000X and this will assist in planning my project requirements.

Anticipating your affirmative response,


M Muthukumar

  • Hello Muthukumar,

    First welcome to the DLP section of the TI-E2E community.

    We regret to inform you that operating a DMD without a DLP controller is not supported.  The controller takes care of all DMD timings to ensure reliable operation.

    What are you attempting to make?


  • Since I have FPGA available on my custom board, I don't want to add one more hardware (DLPC910). I want to use my FPGA resource available on my custom board. Hence, I would like to connect my FPGA directly to DMD. 

  • Hello again Muthukumar,

    I wish it were otherwise, but the data sheet makes this clear on page 25:

    The data sheet is:   DLP9000 Family of 0.9 WQXGA Type A DMDs datasheet (Rev. B)

    This same notice is in all of our DMD data sheets

  • Dear Fizix,

    I agree with you and understood that DMD DLP9000X should be used with DLPC9000. To understand the operation of these devices, I need some more information 

    I have seen TI reference design document named TIDA-00570 High Speed DLP Sub-system WQXGA DMD Board, Drawing No. 2514439. In that, there is a serial control bus connected between DLP9000XFLS and DLPC9000. I couldn't understand exact purpose of the bus other than identification of DMD. Further details of information carried back by net SCP_DI at page 5 of the schematic, is also not clear. Can you please elaborate about these and provide details of information transfer between DLPC9000 and DLP9000XFLS on the SCP. 


  • Hello again Muthukumar,

    I am confused.  Are you wanting to use the DLPC900X controller or the DLPC910 controller.  The DLP9000X is paired with the DLPC910, and the DLP9000 is paired with the DLPC900.

    From the design document you linked, I am assuming you are wanting to use the DLPC910 controller.  That bus does indeed meditate reading of the DMD ID.  There are a few other control signals, but the protocol is not disclosed.  When paired with the controller and the connections made as listed in the data sheet and reference design schematic, communication should be taken care of by the controller.

    The DLPC910 must be able to read the DMD ID over the serial communication bus in order to operate.  If it does not see a DMD it recognizes, it will not work.