This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DLPC900: DLPC900 DMD Controller 1-bit Binary Pattern Capacity and Limitations

Part Number: DLPC900
Other Parts Discussed in Thread: DLPC910, TIDA-00570,
Hello,
I’m currently working with the DLi6500 development kit, and I noticed the memory capacity of the kit caps off at 400 1-bit binary patterns. Is it safe to assume the 48MB of external flash isn’t the limitation, but the internal DRAM of the controller that’s creating this bottle neck? I noticed the 1-bit binary patterns compressed use up very little space, but the firmware on the development kit puts a cap on how many patterns I can address. The application I’m working with requires a maximum of 1080 1-bit patterns while an external trigger cycles through them. Due to the USB’s speed, I don’t believe it’s possible loading the images externally onto the memory for usage while retaining a decent refresh rate (~9kHz). For such an application where the number of patterns are high and the refresh rate and upload latency needs to be low, would I have to use the DLPC910?
If the DLPC910 is required for my application:
I’ve read around the forum, and it appears the TIDA-00570 uses the DLPC910, but the FPGA code is proprietary and not shared?