1. We need to build a DMD driver scheme. We have simply made the following block diagram. Do you have any problems with our scheme and chip selection?
2. Is there a reference design for model selection and scheme?
3. Can the PCB design and package library files of these DLP chips be provided?
