This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: DLPA3005
I have an question regarding our developing DLP4710/DLPC3479/DLPA3005. DLPA3005 signals on our designed board looks like working fine. However, the power sequences looks incorrect. Can we allow below procedure?.
Datasheet shows :
It looks like PROJ_ON may be glitching high before SYSPWR is ready which is causing some unexpected and slow rising voltages. Is there anything else on the PROJ_ON rail that could be causing that glitch? Additionally has this been seen on just one of your boards or multiple boards?
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Kyle Rakos:
Are you saying below circle? If so, we have to improve this point.
In reply to Uryyy:
In spite of PROJ_ON=OFF(Low), DLP4710EVM-LC is also same sequence.
Yes, I am thinking it's possible the glitch circled on PROJ_ON could inadvertently be causing some issues like having the other voltages come up before the SYSPWR is stable. In the waveform where PROJ_ON is low the entire time do you see a glitch on it as well?
Yes, both of our designed board and 4710EVM are SUP_5P0V/SUP_2P5V=High after SYSPWR while PROJ_ON is low..
In the waveform where PROJ_ON is low the entire time do you see a glitch on it as well? Could you please share that waveform? I would recommend seeing if we can't eliminate the glitch. Perhaps you could temporarily add a capacitor on PROJ_ON to see if it filters out the glitch and the problem goes away. That could help us determine if it's actually the cause.
These are DLP4710EVM-LC power signals.
It is possible that the startup diagram is incorrect and SUP_5P0V and SUP_2P5V actually come up with SYSPWR. Please let me continue to look into this and I'll get back to you next week.
You can reproduce on EVM. I look forward to wait a good result.
We were able to see the same thing on our board. I think what is happening is that when SYSPWR comes on these rails slowly charge (possibly through some leakage) to some level. However, it's not until PROJ_ON goes high that the rails are actually regulated (you can see this in your waveform when PROJ_ON goes high these rails go a bit higher).
In either case, since nothing should be externally on these pins (other than the proper cap) there should be no concern with this. This appears to be the expected operation.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.