This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DLP2000: High Speed / Low Speed Interface

Part Number: DLP2000
Other Parts Discussed in Thread: DLPC2607

In the DLP2000, what is the difference between the functions of the high speed and the low speed interfaces? How are they being used in the chipset?

  • Hello Talia,

    Welcome to DLP forum and thank you for your interest in DLP technology.

    The low speed interface  is used to configure DMDs and resets. The high speed interface is used to transfer mirror settings (bit planes) from the DLPC2607 controller.

    regards,

    Vivek

  • Hello Vivek,

    Thank you for the clarification! I have some further question regarding the functional block diagram:

    - For the green Column Write block, does it mean that the mirror data is written to one column at a time (i.e., 639 pixels at a time using data[11:0]), and a total of 359 times for the entire DND?

    - How is addressing controlled during the write? Does one of the control signal send an "address increment" signal to the DMD?

    Thanks,

    Talia

  • Hello Talia,

    I noticed that same question was posted in a new thread. I responded to that. I am closing this thread so that we can continue exchange on other thread. 

    regards,

    Vivek