• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 31 subscribers
  • Views 382 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

LMH0397: How can I get the programming Guide SNLU225 for LMH0397

[FAQ] LMH0397: HD PLL Pathological Bit Error

Nasser Mohammadi
Guru* 88905 points
Part Number: LMH0397

HD PLL Pathological causes bit error over an extended length of time

  • 0
    TI__Guru* 88905 points

    It's been observed that if we run this pattern over extended length of time - for example at least 4-5 hours - there may be bit error or a burst of errors.
    Further, this has been observed with certain SDI video pattern generator.

    Root cause of this issue has been identified to be related to the SDI rate detector residing at the front end of the equalizer.
    This low frequency video pattern from this video generator causes the device to mis-detect rate and then detect the rate correctly again. This going back and force between rate causes bit error.
    To prevent this occurrence. we can force rate detector to stay at HD/3G rate. This can be done by forcing the rate through - ConfigIO Reg 0x22 = 0x28 setting.