• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 33 subscribers
  • Views 124 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

P82B96:

Joh Fitchett
Prodigy 10 points
Part Number: P82B96

We intend to use the P82B96 to extend I2C interfaces.  VCC will be 12V.  The master interface is a TIVA processor with only 3.3V compatible I/O.   Will the SY and SX interfaces be compatible with the TIVA?  I don't see voltage levels for the RX and RY outputs described (when data is sent to the TIVA).   However, I see that the master interface is compatible with 3.3V pullups.   Thanks! 

  • 0
    Guru 243110 points

    Rx and Ry are inputs, not outputs.

    The Sx/Sy pins are compatible with the TIVA I²C. The Tx/Ty/Rx/Ry pins are supposed to be connected to another P82B96 (see figure 9).

  • 0 in reply to Clemens Ladisch
    Prodigy 10 points

    Thanks... very fast response!   Figure 9 is helpful.   I was a little unclear with my question.  The functional block diagram on page 13 shows the Output of the RX and RY receiver attached to the input of the SX and SY Receiver (inside the part) (pins 1 and 7).  So whatever the internal drive/receive is on pins 1 and 7 it is determined to be safe for the TIVA regardless of P82B96 VCC (12V in my case), correct?     ie. pins 1 and 7 are determined by the I2C pullup (3.3V in my case)... thanks very much!

  • 0 in reply to Joh Fitchett
    Guru 243110 points

    Correct. All these pins are separated by level-shifting buffers; there is no direct connection.