DS92LV0422: About PDB

Hide

Guru 21045 points

Part Number: DS92LV0422
Other Parts Discussed in Thread: DS92LV0421

Hi Team,

I have two questions.

-------

[Q1]

I guess that if PDB is “0”, PLL of DS92LV0422 is reset.

Is my understanding correct?

I can find “the PLL is shut down” at “Pin Functions: DS92LV0421” but can’t find “the PLL is shut down” at “Pin Functions: DS92LV0422”.

So, is there a difference between " DS92LV0421" and " DS92LV0422"?

[Q2]

I would like to know the toggle(High -> Low -> High) timing spec of PDB.

Could you please let us know the minimum time for low period if you have any information?

<Image>

-------

Regards,

Hide

over 3 years ago

+1 Ben Dattilo over 3 years ago

TI__Mastermind 25735 points

Hi Hide,

Q1:

Your understanding is generally correct. I believe it is not specifically listed as "PLL is shut down" on DES because of the nature of the purpose of a PLL on the DES side. On the DES side, PLL will lose lock during PDB from either side, so I believe the result is essentially the same.

Q2:

We don't specifically spec the minimum low time for PDB, however there is a spec for the power down delay, which is the time it takes for the device to power down after PDB is pulled low. For the DS92LV0422, this time is tTPDD, and for the DS92LV0421, this time is tXZD:

DS92LV0421: