• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 33 subscribers
  • Views 231 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS92LV0422: About Transition time from "Active" to "OSC Output"

Hide
Guru 21045 points
Part Number: DS92LV0422

Hi Team,

 

I have two questions.

 

[Q1]

I would like to know about Transition time from "Active" to "OSC Output".

Could you please let us know if you have any information?

 

[Q2]

I would like to know the behavior of TxCLKOUT frequency during transition.

I guess it is Case1 or Case2.

If no, could you please let us know the behavior of TxCLKOUT?

 

Case1: If LOCK is low, frequency of TxCLKOUT transitions seamlessly

Case2: If LOCK is low, frequency of TxCLKOUT(Active) is stopped and OSC Output

 

Regards,

Hide

  • +1
    TI__Mastermind 25765 points

    Hi Hide,

    Q1:

    I don't believe we have a specific time for the transition from TxCLKOUT to OSC, however the OSC frequency can be programmed in the OSC_SEL bit of register 0x02.

    Q2:

    The TXCLKOUT output is held at its current state at the change from OSC_CLK (if this is enabled through OSC_SEL) to the recovered clock (or vice versa). I believe this correlates with the "Case2" you described, where when LOCK is lost, TxCLKOUT is stopped and OSC Output begins.

    Regards,

    Ben

  • 0 in reply to Ben Dattilo
    Guru 21045 points

    Hi Ben-san,

    Thank you for the information.

    Regards,

    Hide