The TI E2E™ design support forums will undergo maintenance from Sept. 28 to Oct. 2. If you need design support during this time, contact your TI representative or open a new support request with our customer support center.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65LVDS33: DC Balancing Necessary?

Part Number: SN65LVDS33
Other Parts Discussed in Thread: SN65LVDS31-33EVM


I am working with Laurier and Aki on the linked issue.

In summary, we are trying to use the SN65LVDS33 to receive qty two 100 MHz clock signals (when I say 100 MHz, I mean a square wave signal with period of 10ns. Sometimes this would be referred to as 200 Mbps). Eventually we may move up to qty four signals, but we're just trying to get two working on the moment

The issue I am seeing is that when the phase of the two input signals is similar, the output begins to behave erratically: input transitions are missed, runts are seen on the output, etc. The issue seems to be aggravated at high temperatures. I've experienced the issue both on our custom hardware and on the SN65LVDS31-33EVM evaluation module.

My questions for the TI team:

1. could DC-balancing be playing a role in the problem we are seeing? Is DC-balancing critical for this part? When I say "DC-balancing" I mean having an input signal that is roughly equally high or low, such as an 8b/10b encoded signal. I do see in the datasheet that although the device is NOT AC-coupled, there is an "attenuation network" at the inputs (internal to the part). It looks like the attenuation network sets up the biasing for a differential amplifier, so a non-DC-balanced signal will change this biasing. Currently, the clock signals I am feeding in have a duty cycle of 70%-80% (in other words, non-DC-balanced). Could such a "non-DC balanced" signal cause issues with the biasing inside the part?

2. I am looking at the output plots in the datasheet, and I see that the magnitude of the output signal is only about 400 mV. Why is this?

Thanks for your time!

  • This receiver has a very wide input common-mode range, so DC-balancing is not necessary. What matters is the differential input voltage, i.e., the voltage drop over the termination resistor.

    Those plots appear to show the LVDS signals, i.e., the inputs.

    (In the linked question, the problem might have been be caused by the additional load of the x1 probe or the 50 Ω input.)