Hi
I have a question regarding the CD_N pin of LMH0324.
Which signal does the CD_N pin detect?
I'm assuming it detects the IN0+,IN0- signals. Is this a problem?
Best regards.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi
I have a question regarding the CD_N pin of LMH0324.
Which signal does the CD_N pin detect?
I'm assuming it detects the IN0+,IN0- signals. Is this a problem?
Best regards.
Hi Nakano,
When there is a valid SDI input signal, the CD_N pin is asserted.
Best,
David
Hi David
Thank you for your response.
I would like to ask an additional question, I am thinking of using an FPGA to control the SMBus mode of the LMH0324.
Is there any problem with compatibility with I2C?
Hi David
Thank you for your response.
I often hear that I2C and SMBus are compatible, but what are the major differences between the two?
Best regards.
Hi Nakano,
This document may be helpful to clarify some differences between the two. Note one slight difference in SMBus' clocking frequency in this document is listed as 100kHz maximum, but the LMH0324 supports up to 400kHz.
Best,
David