• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 105 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB936-Q1: timing spec between VDDIO and VDD18 at startup

Yusuke Mukuno
Expert 7395 points
Part Number: DS90UB936-Q1

Hi Expert, 

I have a question about timing spec between VDDIO and VDD18  at startup

Regarding Figure 54 and Table 229 in the datasheet

- T0 spec is meaning timing spec between VDD18 to VDDIO

- T2 spec is meaning timing spec between VDDIO to VDD18

Is it correct?

The minimum specs of T0 and T2 are both "0ms" , Also the maximum spec is nothing.

In case of  VDD18 - VDDIO > 0ms, 

VDDIO-VDD18 will be < 0ms(negative value), right? 

What is meaning T0 and T2? I'm confusing about this spec.

Is it meaning, no spec between VDDIO and VDD18 sequence?

Thanks

Muk 

  • 0
    TI__Genius 11440 points

    Hi Mukano-san,

    Thanks for your inquiry. In this case the datasheet is a bit misleading. We are okay to bring up VDDIO and VDD18 at any time in relation to one another as long as rise time requirements are met, and VDDIO and VDD18 come up before VDD11 and PDB.

    Best,

    Thomas