This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65HVD64: SN65HVD64RGTR

Part Number: SN65HVD64

Hi,

I am testing SN65HVD64RGTR for signal validation of the TXIN & DIR1/2 lines and observing overshoot of ~1.95V (more than 1.8V IO logic) and undershoot of up to -70mV. For this, can I consider the absolute maximum specification of VL+0.3V and -0.3V as the requirements? or it has to be the recommended VIH and VIL levels?

Thanks,

Sumangala