• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 32 subscribers
  • Views 134 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS125BR800: DS125BR800

Kailyn Chen
Genius 9560 points
Part Number: DS125BR800

Hello,

 One customer need to confirm if DS125BR800 work with PRBS31 for ibert of xilinx?Is it suitable for Aurora 64/66 encoding? According to the datasheet it should only support 10G-KR is 64/66, which is the same as Aurora 64/66? 

In addition, is there only one DS125BR800 in a high-speed data link?

His application is that: Two daughter boards A and C(both including DS125BR800)   ,one backplane board B.

The signal flow direction:   FPGA on daughter board A sends to board DS125BR800, 800 output signal goes through connector to backplane, signal leaves backplane.The DS125BR800, 800 output signal goes through the connector into Daughter Board B to the FPGA on Daughter Board B; the high speed data signal flow from Daughter Board B to Daughter Board A is reversed as described above. 

The phenomenon: 

1) In both PRBS31 and Aurora 64/66 test modes of ibert at 5Gbps, Daughter Board B is free of error but  Daughter Board A has error code.

2) At 3.125Gbps, ibert's PRBS31 test mode, Daughter Board A and Daughter Board B receive no error code;

3) At 6.25Gbps, ibert's PRBS7 test mode, Daughter Board A and Daughter Board B receive no error code;

4) Remove the DS125BR800 from one of the daughter boards, keep only the DS125BR800 at the receiving daughter board on the high speed link, 5 Gbps ibert under PRBS31 test, no error code on the daughter board A/B;

 

Best regards

kailyn

  • 0
    TI__Mastermind 22042 points

    Hi Kailyn,

    The DS125BR800 is likely suitable for Aurora 64/66b encoding.  One important requirement is that the data should be DC balanced.  In a 10G system, typically the PHY scrambles the data prior to 64/66b encoding in order to achieve DC balance.  The FPGA likely does something similar, but this is worth confirming with the customer,

    It's interesting that the errors have some dependency on the data rate that is used for testing.  If at 6.25 Gbps, PRBS31 is used instead of PRBS7, are there errors?  PRBS7 is an easier test pattern than PRBS31.

    Would it be possible to share a block diagram with insertion loss estimates and the DS125BR800 configuration?  Also, does the FGPA have the ability to take eye measurements?  If so, would it be possible to share eye measurements for the different data rates that are tested?

    Thanks,
    Drew