This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65LVDS93A: input clock pulse width duration

Part Number: SN65LVDS93A

Hi,

The input clock spec. is below.

  -Input clock period Tc : 7.4 ns ~100 ns

    in the other words clock frequency = 10 MHz ~ 153 MHz

  -High-level input clock pulse width duration : 0.4Tc ~ 0.6Tc

I am going to in clock at 40MHz from the controller,  but the duty cycle is 30:70.

Will the device work fine?

I see no problem with it for the reason that

 the minimum High-level input clock pulse width duration is 2.96 ns ( = 7.4 * 0.4 ) 

 and my input clock pulse width duration is 7.5 ns, which is greater than the minimum value.