• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 32 subscribers
  • Views 72 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83TC812R-Q1: Reset_n behavior during Power-Up

Shunsuke Yamamoto
Expert 5436 points
Part Number: DP83TC812R-Q1

Tool/software:

Hi team,

Regarding Power-Up Timing of DP83TC812R-Q1, Is it possible to pull Reset_n pin low before Powering up V_DDIO/V_sleep/VDDA?

Best regards,

Shunsuke Yamamoto

  • +1
    TI__Genius 11320 points

    Hi Shunsuke,

    It is OK to toggle the reset button LOW then HIGH while VDDIO/VDDA/VSLEEP are off, but I do not recommend toggling it while VDDIO/VDDA/VSLEEP are powering on because that will affect the power up to strap latch in timing.

    My recommendation is that when VDDIO/VDDA/VLSEEP are powering on, RESET should be HIGH.

    Best regards,

    Melissa