• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 161 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN55LVCP22A-SP: SN55LVCP22A-SP

Edoardo Lotti
Prodigy 170 points
Part Number: SN55LVCP22A-SP


Tool/software:

Good morning,

                we selected TI PN SN55LVDS32W for the Leo PNT solution we are designing.

We are trying to understand / estimate the isolation level of the two clock paths that will be managed by the device.

On the datasheet we have not found this information.

Can you help on this?

Thanks a lot.

Best regards Edo.

  • 0
    TI__Genius 15321 points

    Hello,

    As you have seen, it does not appear that this device was characterized with a channel-to-channel isolation metric. Isolation recommendations are usually made for PCB layout, such as isolating sources of noise from the LVDS data lines. 

    Thank you, Amy