This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65DSI83-Q1: does LVDS clock must be integer multiple of REFCLK ?

Part Number: SN65DSI83-Q1

Tool/software:

hello expert:

does the LVDS clock frequency must be integer multiple of REFCLK ?

current in my use case :lvds clk is 60.5MHz , we reverse an external REFCLK is 25MHz , does this available ?

  • Hi,

    The reference clock source is selected by HS_CLK_SRC (CSR 0×0A.0) programmed through the local I 2C interface. If an external reference clock is selected, it is multiplied by the factor in REFCLK_MULTIPLIER (CSR 0×0B.1:0) to generate the LVDS output clock. When an external reference clock is selected, it must be between 25 MHz and 154 MHz.

    So the LVDS CLK has to be an integer of the REFCLK.

    Thanks

    David