This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

XIO2000A: System cracking: Possibly be the setting issue at EEPROM (Customer's board and EVM) cont'd

Part Number: XIO2000A
Other Parts Discussed in Thread: XIO2001

Tool/software:

Hello Brian,

As we discussed in internal forum, customer has tried our suggestion, to cut off the EEPROM at EVM and put GPIO5 to GND and removed when system in OS.

But the problem still exists, and they have also tried this part at their system, the problem still not resolved.

Is it possible to have the reference EEPROM setting? Or related binary file?

Or we could duplicate it on our EVM? (I could apply another one and duplicate)

Also, customer found an Errata at our website:

scpz008b.pdf

Is this problem possibly related to this one? 

Also, could you help to review the schematic also?

PBPE-13A8_SCH_R301.pdf

Due to the urgency, may you please kindly support this case?

Thanks.

Best regards,
Dave

  • Hi Dave:

       Can customer try to disable fast back-to-back transaction enable bit 9 in the PCI Command register at offset 04h?  We saw similar issue before and  solved the issue by doing above.

      The Errata in your attached file didn't  seems related to the issue reported.

       But I did found two other Errata  seems related to your issue. these Errata were fixed in XIO2001, recommend  customer  to migrate to XIO2001.

      I will review schematic carefully and will send my comment by tomorrow.

    Best

    Brian

  • is Tx, RX naming correct? TI EVM is different. other than this, other schematic  looks ok

    Best

    Brian