• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 34 subscribers
  • Views 206 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83848C: Review of DP83848C Schematic Diagram

jeno.zhang
Genius 3245 points

Part Number: DP83848C

Hello,

The following is the schematic diagram of DP83848C. Please help review it. Thank you.

image_1767068039155.png

  • 0
    TI__Mastermind 41515 points

    Hello,

    It is policy for Ethernet team for customers to evaluate against our schematic checklist. I have attached a copy below. This is a easy-to-use document compiling the best practices for designing with the PHY collected over the years. If there are any further questions that this document does not answer, I can happily assist further.

    Off a quick spot-check, I see that there is no MDI connection available in the current state. I would recommend adding in the MDI network for pins 13-17. In addition, DP83848 is only capable of RMII Follower/Slave, so there needs to be a 50MHz as the clock input attached to the PHY that is synchronous to the MAC's reference.

    1780.DP83848_Schematic_Design_Review_Checklist.xlsx

    Sincerely,

    Gerome