Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 32 subscribers
  • Views 352 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90C363B: PLL and LVDS power circuits

Dusty
Prodigy 120 points
Other Parts Discussed in Thread: DS90C363B

DS90C363B: A reference design from another company suggests ferrite beads from PLL_GND(Pin 28,30) to ground and from LVDS_GND(Pin 31, 36, 42) to ground as well as beads from PLL_VCC(Pin 29) and LVDS_VCC(Pin 37) to 3.3V. The purpose, I guess, is to separate the PLL and LVDS ground and power from common ground and power, but I also heard that using those FB's may not be good grounding practice. Can you please advise whether you recommend the ferrites or not? Thanks.

  • 0
    TI__Expert 3050 points

    Hi Dusty,

    Implementing ferrite beads to connect ground planes is sometimes done to connecct analog ground planes to digital ground planes on a system level. This practice is not typically needed for the DS90C363B device.

    You may still wish to implement ferrite beads between the various power supply pins to this device, but it is more common to simply have an array of capacitors to provide filtering for each power pin.

     

    Mike Wolfe

    DPS APPS / SVA