This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65LVDS302 - Unused Differential Pairs and Single Ended Output Pins

I am currently utilizing the LVDS de-serialization device SN65LVDS302 in a new design implementation.

The design is utilizing only one of the 3 available differential pair channels.

1.  For the other two differential pair channels that are unused, should they be held high (VDD) , floating, held low (Ground Reference) , or don't care?

For board layout issues, I would like to tie one pin (F1 / Channel 1 D+) to VDD for power distribution.

2. For Single Ended Output Pins, should they be held high ( VDD ) , floating, held low (Ground Reference) , or don't care?

For board layout issues, I would like to tie two pins (F8 & F9 / Red 6 and Red 7) to pin F7 VDD for power distribution.

Thank you for your response,

  • Hello,

    1. Unused LVDS outputs can be left floating. It is not recommended to connect them to Vdd.
    2. Digital outputs can be left floating. Unused parallel inputs are recommended to be connected to GND vial a 4.7k or 10k resistor. Connecting F8&F9 to Vdd should not cause an issue though.
    Regards