• State
  • Locked Locked
  • Replies 4 replies
  • Subscribers 33 subscribers
  • Views 1537 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90C383B: differences between DS90C383B and DS90CF383B? What about differences with SN75LVDS83A/SN75LVDS83B?

AnBer
Mastermind 29340 points
Part Number: DS90C383B
Other Parts Discussed in Thread: SN75LVDS83B, SN75LVDS83A, DS90CF383B,

Team,

-could you please clarify what are the differences between DS90C383B  and DS90CF383B?

-Also all 4 devices (SN75LVDS83A, SN75LVDS83B, DS90C383B, DS90CF383B) seem to be functionally close to each other. The main difference between SN75LVDSxxxx and DS90xxx version seem to be the max throughput and package. Are there some other key differences (like power consumption, ..etc) that helps to make the decision?

Thanks,

Anthony

  • 0
    TI__Genius 10475 points
    Hi,
    Your query is assigned to someone to take a look at and to respond.
  • 0
    TI__Expert 4210 points
    The SN75LVDxxx are from the TI portfolio. The DS90Cxxxx are from National Semiconductor. National Semiconductor was acquired by TI ~5 years ago.
    The "B" versions are the most recent designs with higher fmax. If your PCLK frequency is not at fmax I would recommend the"A or non A" versions.
    The DS90C383B has programmable input data latch on either rising or falling edge of the PCLK. The DS90CF383B has fixed input data latch on the falling edge only.
  • 0 in reply to Darryl Jeong
    TI__Mastermind 29340 points

    Hi Darryl,

    Thanks. Ok I understand the difference now.

    For DS90CF383x: The C383B version has R_FB on pin 17 while on the CF383B the pin 17 is a supply pin.

    Q:TCCD timings page 4 of SNLS177G seems to change depending on the R_FB pin settings.
    I assume that the for rising edge the fig 8 page 6 of SNLS177G should have the TxCLK shifted by 1/2 T (see in pink in below fig) and the timings reference would be on the rising edge of the TxCLX. Correct ?

    Q:For for rising edge use case the TxCLKIn waveform on fig 7 page 6 should have the TxCLK shifted by 1/2 T (compared to TxIN) and the timings reference would be on the rising edge of the TxCLX. Correct?


    Note: Even if the package seem to be pin to pin compatible it seems that if the same PCB setup is used (ie pin 17 to VCC) then  CF383B is using falling edges and C383B will have be using rising edges (C383B pin 17 would need to be NC or GND to have falling edges support).

    Anthony

  • 0 in reply to AnBer
    TI__Expert 4210 points

    I checked your assessment and drawings you attached and you are correct on all counts