This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90C124: Can I use DS90C124 to physically extend processor's memory bus

Part Number: DS90C124

Hi,

I am starting with a product design that architecturally consists of a main board and a peripheral board.
The main board would have an ARM Cortex A based SoC, and the Peripheral board a smaller 16 bit micro-controller or an FGPA.

The Main Board and the Peripheral board shall be at a distance of 8 meters from each other.

I was planning on mapping the FPGA to the SoC's memory bus and perform memory mapped IO from the main board. The SoC on the Main Board would mainly be writing data to the FPGA. Data of the size of 400 Mega Bytes needs to be sent to the FPGA

But the issue is the distance of 8 meters between the two. I was thinking if I could serialize the SoC's memory bus at the Main Board, and de-serialize it at the other end on the peripheral board.

Theoretically it seems this should work but has anyone done so practically, how were your results with such a communication design?

Does TI have a application note or an example that is similar to my application and uses a SerDes in a similar way?

Thanks in advance