This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLK100: The power-up sequence

Part Number: TLK100
Other Parts Discussed in Thread: TLK105

Hi, team

My customer are in worried about power-up sequence.
Because they sometimes lock up after inputting hardware reset, at that time, neither hardware nor software is accepted, and it is impossible to return unless power is restarted.

If they do not keep these reset timing, is it possible to think of the problem as above?
I think the factor of problem is these timing.

In 9.6 AC Specifications of datasheet, the timing of de-assert describe 200(typ.) μs, and the RESET pulse width is 1(min.)μs.
And, in E2E(Jananese site) the same series of TLK105 was descripted the recomend timing of reset in the follow address.
It is "When externally resetting at power on, it is recommended to apply an external reset after about 800 ms or more after the power supply voltage rises to the specified voltage after turning on the power supply."

I told them they had to wait at least 800 ms, they asked me why they need to wait 800 ms.

Please do not hesitate to contact us if you need any further information.

Best regards