This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLK6002: refclk_out

Part Number: TLK6002

Customer is looking at the TLK6002 and he would like to confirm a behavior.

If I'm providing a refclk into the TLK6002 but I currently don't have any high speed serial data, ie the LOSA = '1'.  The clk_out is set to rxclk_a.  What is output on both the clk_out and rxclk_a pins?  A signal that is synchronous to a divided refclk?

Once the high speed serial  data is restored does the clk_out and rxclk_a outputs automatically shift to be synchronous to the recovered clock from the data stream?  Or is there some sort of 'reset' procedure that must occur?  Thanks.