• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 32 subscribers
  • Views 177 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90LT012AQ-Q1: LVDS input voltage but the receiver is powered down?

Michael T Schneider
Expert 3780 points
Part Number: DS90LT012AQ-Q1

Team, 

Can I inquire if the DS90LT012AQ-Q1 is capable of having LVDS input voltage / signaling present but the receiver is powered down?

What would be the leakage on the TTL output in this scenario?

example scenario would be to see if this can serve as a buffer between two boards where the driving source could be powered while the receiver is unpowered.

Can you help me confirm if this receiver is capable?

Thanks!

  • 0
    TI__Genius 10250 points
    Hello Michael,

    This device should be capable of handling this situation. The leakage on the LVDS inputs is small and is specified in the datasheet (IIN with VDD=0 is 20 uA max). I don't have a spec on the leakage at the TTL output, but I expect it to be small, and there shouldn't anything driving that output in this scenario anyway.

    Regards,
    Yaser