Hi,
Please tell me about MIPI CSI-2 output.
What determines the spacing between FrameStart and PacketHeader
in the MIPI CSI-2 output of the DS90UH940N?
For example, FrameStart is output at the rising edge of Vsync (negative polarity)
input to the Serializer, and PacketHeader is output at the rising edge of the first DE.