Hello,
Can you explain what does "Signal detect assert level for active data signal" ?
Is this the minimum voltage required at component inputs for understanding a logical level ? If not, what is this minimum voltage ?
Best regards
Christian
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
Can you explain what does "Signal detect assert level for active data signal" ?
Is this the minimum voltage required at component inputs for understanding a logical level ? If not, what is this minimum voltage ?
Best regards
Christian
Hi Christian,
The Signal Detect Assert level = The minimum amplitude required for the device to declare that there is an active signal on the inputs.
The minimum voltages are given in the datasheet in Table 6 on page 14 of the datasheet.
If the signal amplitude on the device high speed input falls below the "de-assert" level the signal detect will declare "no signal present" on the input. This will result in a muted output with 0V differential amplitude.
Regards,
Lee