This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65LVDS104: Idle Signal in Input While Power Off

Part Number: SN65LVDS104

Hello,

Although it is obviously not best practice, do you see any major problem with having an idle/non-changing input (IN+ stays high, while IN- stays low) while the chip is in an un-powered state? This situation might be un-avoidable and we want to know if there would be any major damage to chip, or would it be ok since current would be flowing through the 100-ohm Rt, and not into the chip itself?