This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN75LVPE4410: PCIe CLKREQ Question

Part Number: SN75LVPE4410

Hi Team,

I have a PCIe clock question which is not related to SN75LVPE4410, but SN75LVPE4410 is for PCIe application, so I'm asking in this forum.

The PCIe host and device have their own CLKREQ signal, when the signal is valid on one of CLKREQ such as the host side, should both host and device output their clock or just host output the clock while device not?

Thanks and Best Regards!

Hao

  • Hi Hao,

    There is a lot of information about CLKREQ# connections in the PCIe Base specification.  Here is an implementation note from PCIe 4.0.

    In general as long as one device on the PCIe link requires the REFCLK signal, then the clock generator should continue to output the clock.

    Regards,

    Lee