• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 252 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65HVD62: question about Receiver duty cycle spec

Dane Zhang
Expert 6465 points
Part Number: SN65HVD62

Hi team，

Our customer has a question about the receiver duty cycle spec in datasheet.

As shown below, when bitrate is 115.2kbps，the error of duty cycle reaches 10%

But according to the AISG3.0 rules：duty cycle  of a single modem is 5% as shown below:

So is the IC not accord with the rules? and how do we consider the spec of  the duty cycle when designing the chip?

  • 0
    TI__Mastermind 25705 points

    Dane,

    If you look at the duty cycle of RX, the spec @ 115.2kpbs on the datasheet is a little beyond the AISG limit. However in the real applications, the temperature, supply, and input voltage may not vary as much as stated on the datasheet. So usually the measurement result is better. Another point is that what matters more is the cascaded duty cycle in system design.

    Regards,

    Hao