Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 188 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS15BR400: Single ended LVCMOS input?

Jack Rademacher
Prodigy 60 points
Part Number: DS15BR400
Other Parts Discussed in Thread: DS15EA101,

Hi,

I would like to buffer a 1 Gbps single ended 1.2V signal over an FMC cable to an FPGA, I'm wondering if there would be any problems with directly connecting the single ended input to Vpos and a constant 0.6V to Vneg. This would cause the input Vcm to swing 300mV to 900mV, and I'm concerned about that noise showing up at the output and how severe it may be. Also, I'm wondering if after the 100 Ohm differential termination, the inputs to the rest of the diff amp are high impedance? If I connect a 0.6V constant source to Vneg I'll need to take that source resistance into account when terminating Vpos. 

Thanks,

Jack