• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 32 subscribers
  • Views 211 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB953-Q1: Clarification with MIPI interface Voltage

Varun Shankar
Prodigy 110 points
Part Number: DS90UB953-Q1
Other Parts Discussed in Thread: DS90UB953A-Q1, TIDA-020002

We are using DS90UB953A-Q1 as display Serializer in our board. While studying the electrical spec in the data sheet we have notice the IO voltage as 1.8V.

We are connecting DS90 to  FPGA using MIPI interface, As MIPI standard is 1.2V and Low power mode is 1.1v, I would like to know what is the IO voltage of this DS90 MIPI interface is.

What bank voltage should I interface with FPGA either 1.8V or 1.2V?

I was referring Design Guide: TIDA-020002 where IMX390 camera sensor is interfaced with DS90 using MIPI, where IMX390 has the MIPI voltage as 1.2v and DS90 interface voltage is 1.8V.

Can you please clarify this?

  • 0
    TI__Expert 5480 points

    Hello Varun, 

    Page 9 contains our IO voltage specs for our MIPI CSI-2 pins. Our parts are MIPI compliant, so please set your FPGA to use the MIPI standard voltage. 

    Thanks, 
    Sally 

  • 0 in reply to Sally Cheung95
    Prodigy 110 points

    Hello Sally

    Thanks for your reply. 

    Since DS90 is completely in compliance with MIPI spec that's the reason they have interfaced with IMX390?

    One more clarification

    MIPI has, LPS (Low power state) and High speed. During LPS, it is 1.2V LVCMOS and HS mode, it will be LVDS,

    But the datasheet don't specify any details. Does it support both the voltage levels?

    If its yes then I will configure my FPGA for 1.2v and interface this display interface will that be ok ? 

  • 0 in reply to Varun Shankar
    TI__Expert 5480 points

    Hi Varun, 

    The details are in the d/s. During HS transmission mode Vcm ~ 200mV and our datasheet specs V_CMRX(DC). LP mode is ~1.2V we spec  V_IH and V_IL for LP interfface.

    You can configure FPGA for 1.2 

    Thanks ,
    Sally