Hi Team
Would you advise below questions?
My customer uses this IC for transfer 6Gbps CML differential signal from FPGA to another
FPGA on different board.
Q1 . Is both output and input cap needed like attached application Diagram?
Q2. Would you advise recommend cap value?
Thanks
Best regards,
Shidara