This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS65987D: Port behavior during SPI flash update process

Part Number: TPS65987D
Other Parts Discussed in Thread: TPS65988, TPS65987,

The document "TPS65987 and TPS65988 SPI Flash Firmware Update Over I2C" (SLVAE21A) states that:

"The flash update process can be initiated by the host when the device is fully functioning in the application firmware, and the port shall be disabled during the update process."

What does this entail? Is VBUS disconnected from the rest of the system at some point in the procedure?

In the instance where the device is dependent on VBUS to power up an EC that then programs TPS65987D's SPI flash memory with a custom configuration the first time the device powers up, will VBUS be lost at any point during the programming process?

Thank you,

Alexey