Upon power on reset or when a downstream channel is disabled, what is the state of the SCx/SDx pins? Safe to assume high-impedance state?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Upon power on reset or when a downstream channel is disabled, what is the state of the SCx/SDx pins? Safe to assume high-impedance state?
Hi Neal,
Yes, After power up (or if reset pin is toggled) then the secondary I2C lines (SDx/SCx) should be HI-Z. (Assuming the Vcc's power ramp follows the recommended specified in section 10 of the datasheet.)
Also, if Vcc is not present (GND) and secondary channels/main channel has power via pull up resistors, device should still be HI-Z.
-Bobby