TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB960-Q1: BIST Duration

    ReedKacz
    ReedKacz
    Part Number: DS90UB960-Q1 Hi Team, What is the recommended duration to run the BIST? Thanks Reed
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select correct RGMII delay mode for PHY and MAC?

    Vikram Sharma
    Vikram Sharma
    RGMII standard asks for the introduction of delay in the clock (RX_CLK/TX_CLK) with respect to the respective data (RX_D*/RX_CTRL or TX_D*/TX_CTRL). This delay can be introduced at the source of the clock or at the receiver side. Following table should…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select the crystal's ppm specification for an Ethernet system?

    Vikram Sharma
    Vikram Sharma
    Other Parts Discussed in Thread: DP83TC811 Ethernet data travels effectively from one MAC to another MAC with two Ethernet PHYs in between. Each of these 4 ICs can have their own reference clocks and crystal attached to each is the usual source of this…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867IR: DP83867 digital loopback fail, how to set MII and PCS loopback

    Richard Yang1
    Richard Yang1
    Part Number: DP83867IR Hi Team: Customer side need our help to find the root cause of DP83867 Communication failure issue from one failed board . could you please help to take a look at the attached , customer need to know How to enable MII and PCS…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    SN75DP139: Length and Via 0 Locked

    487 views
    1 reply
    Latest over 8 years ago
    by Francisco Javier Zamudio
  • Answered

    SN65HVD09: SN65HVD09 unused channels 0 Locked

    871 views
    4 replies
    Latest over 8 years ago
    by Dierk Bronner
  • Suggested Answer

    TPS25810: The behavior of the output voltage after detecting overload 0 Locked

    656 views
    3 replies
    Latest over 8 years ago
    by Donovan Porter
  • Answered

    TPS2540: ILIMx pin 0 Locked

    965 views
    5 replies
    Latest over 8 years ago
    by Donovan Porter
  • Not Answered

    LMH0340: LMH0340 0 Locked

    1111 views
    3 replies
    Latest over 8 years ago
    by Murugan A
  • Not Answered

    SN75DP139: Output problem for Vcc: 0V condition 0 Locked

    1325 views
    6 replies
    Latest over 8 years ago
    by Satoshi
  • Not Answered

    TLK100: The reset sequence of TLK 10x 0 Locked

    2090 views
    3 replies
    Latest over 8 years ago
    by Kenji Ohno1
  • Answered

    TPD1E05U06-Q1: Recommended footprint 0 Locked

    963 views
    2 replies
    Latest over 8 years ago
    by Adrien Lombet
  • Answered

    TRSF3232E: Different capacitor values 0 Locked

    834 views
    2 replies
    Latest over 8 years ago
    by Yossi Nurok15
  • Suggested Answer

    DS90UB914A-Q1: May we know why HS/VS/PCLKO/Lock..... so on need put 10K resistor to GND? 0 Locked

    971 views
    4 replies
    Latest over 8 years ago
    by Chen Bogey8
  • Answered

    TPS2540: SDP device connection with CDP mode 0 Locked

    650 views
    2 replies
    Latest over 8 years ago
    by Hirotaka Inoue
  • Answered

    DS90UB913A-Q1: operation mode reference 0 Locked

    514 views
    2 replies
    Latest over 8 years ago
    by Stephen Liu
  • Suggested Answer

    DS90UB914A-Q1: Internal clock for DS90UB914A 0 Locked

    507 views
    1 reply
    Latest over 8 years ago
    by Charley Cai
  • Suggested Answer

    DS90UB914A-Q1: IDx pins setting 0 Locked

    367 views
    1 reply
    Latest over 8 years ago
    by Charley Cai
  • Answered

    TCAN1042-Q1: Questions about TCAN1043-Q1 power up / power down sequence specification 0 Locked

    1276 views
    6 replies
    Latest over 8 years ago
    by Orobianco-Italy
  • Suggested Answer

    TCAN337G: TCAN337 failures: best practice for ESD protection? 0 Locked

    2758 views
    3 replies
    Latest over 8 years ago
    by Miguel Robertson
  • Suggested Answer

    PCA9306: If I2C I/O pins are 5V tolerant, can I use a 5V I2C master at side 1 with Vref1 = Vref2 = 3.3V? 0 Locked

    1138 views
    1 reply
    Latest over 8 years ago
    by fhoude
  • Suggested Answer

    TUSB3410: Current rating for /VREGEN condition 0 Locked

    667 views
    2 replies
    Latest over 8 years ago
    by Jorge Llamas (SWAT)
  • Suggested Answer

    HD3SS3220: Verification of expected voltage levels on ADDR, VBUS_DET, DIR 0 Locked

    988 views
    4 replies
    Latest over 8 years ago
    by Luis Omar Moran
  • Answered

    TUSB212-Q1: Voltage Ripple Specification 0 Locked

    881 views
    2 replies
    Latest over 8 years ago
    by Kenichiro
<>