TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB960-Q1: BIST Duration

    ReedKacz
    ReedKacz
    Part Number: DS90UB960-Q1 Hi Team, What is the recommended duration to run the BIST? Thanks Reed
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select correct RGMII delay mode for PHY and MAC?

    Vikram Sharma
    Vikram Sharma
    RGMII standard asks for the introduction of delay in the clock (RX_CLK/TX_CLK) with respect to the respective data (RX_D*/RX_CTRL or TX_D*/TX_CTRL). This delay can be introduced at the source of the clock or at the receiver side. Following table should…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select the crystal's ppm specification for an Ethernet system?

    Vikram Sharma
    Vikram Sharma
    Other Parts Discussed in Thread: DP83TC811 Ethernet data travels effectively from one MAC to another MAC with two Ethernet PHYs in between. Each of these 4 ICs can have their own reference clocks and crystal attached to each is the usual source of this…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867IR: DP83867 digital loopback fail, how to set MII and PCS loopback

    Richard Yang1
    Richard Yang1
    Part Number: DP83867IR Hi Team: Customer side need our help to find the root cause of DP83867 Communication failure issue from one failed board . could you please help to take a look at the attached , customer need to know How to enable MII and PCS…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] RGMII Timing - Align and Shift mode

    Gokul Koraganji
    Gokul Koraganji
    Definitions: TX_DATA[3:0], TX_CLK (naming of TI Ethernet PHYs) are transmitted by the MAC/(Repeater PHY) and RX_DATA[3:0], RX_CLK (naming of TI Ethernet PHYs) are transmitted by Ethernet PHY. S.No Mode Definition 1 PHY: RX Align…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    BQ24392: The reason for sometimes detect SDP, not detect CDP 0 Locked

    655 views
    9 replies
    Latest over 3 years ago
    by Brian Zhou
  • Answered

    TUSB8041: input clock requirement, 50-ps p2p or 25-ps after USB 3.0 jitter transfer function 0 Locked

    444 views
    4 replies
    Latest over 3 years ago
    by Brian Zhou
  • Suggested Answer

    TUSB1210: Case Temperature 0 Locked

    253 views
    1 reply
    Latest over 3 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TUSB4020BI-Q1: Could you tell me the meaning of PWRCTL_POL in TUSB4020BI-Q1? I don't quite understand the function corresponding to the high and low status of this pin 0 Locked

    396 views
    1 reply
    Latest over 3 years ago
    by David (ASIC) Liu
  • Answered

    TS3DV642-Q1: MIPI Mux Implementation 0 Locked

    715 views
    2 replies
    Latest over 3 years ago
    by Mayur M Bharadwaj
  • Not Answered

    TCAN1145-Q1: TCAN1145-Q1 0 Locked

    387 views
    1 reply
    Latest over 3 years ago
    by Eric Schott1
  • Answered

    DS90UB940-Q1: LP11 mode 0 Locked

    517 views
    4 replies
    Latest over 3 years ago
    by Haury Zhou
  • Answered

    SN65HVD1782: About the selection of pull-up and pull-down resistors on the AB bus of the 485 converter chip 0 Locked

    490 views
    3 replies
    Latest over 3 years ago
    by SHENG YANG
  • Suggested Answer

    FT260 HID-CLASS USB TO UART/I2C BRIDGE IC 0 Locked

    1126 views
    1 reply
    Latest over 3 years ago
    by Clemens Ladisch
  • Answered

    PCA9306: Can be used with Vref1 = Vref2 =3.3V? 0 Locked

    346 views
    1 reply
    Latest over 3 years ago
    by Clemens Ladisch
  • Suggested Answer

    DP83826I: Interfacing MAC controller to Ethernet PHY 0 Locked

    829 views
    6 replies
    Latest over 3 years ago
    by Gokul Koraganji
  • Not Answered

    DS125DF410: Any upper limit to the EOM_TIMER_THRx setting? 0 Locked

    363 views
    9 replies
    Latest over 3 years ago
    by Lucas Wolter
  • Suggested Answer

    TCAN1042-Q1: FMA Test 0 Locked

    381 views
    3 replies
    Latest over 3 years ago
    by Danny Bacic
  • Suggested Answer

    DP83867IS: Input Rise Time value 0 Locked

    285 views
    2 replies
    Latest over 3 years ago
    by Gerome Cacho
  • Suggested Answer

    DP83TD510E: Explosion-proof regulations 0 Locked

    284 views
    1 reply
    Latest over 3 years ago
    by Gerome Cacho
  • Answered

    DP83TC812S-Q1: PHY link state doesn't change 0 Locked

    624 views
    2 replies
    Latest over 3 years ago
    by J P
  • Answered

    TCAN1044AV-Q1: TCAN1044AVDRQ1 supported CANH and CANL shorted Fault Condition? 0 Locked

    582 views
    5 replies
    Latest over 3 years ago
    by Danny Bacic
  • Suggested Answer

    DS125DF410: EOM gain/attenuation manual adjustment and readback 0 Locked

    293 views
    3 replies
    Latest over 3 years ago
    by Lucas Wolter
  • Suggested Answer

    THVD1520: Best way to protect RS485 chip from ESD, surge and reverse polarity 0 Locked

    4314 views
    9 replies
    Latest over 3 years ago
    by Parker Dodson
  • Suggested Answer

    DP83822I: "Revision Number" on PHYIDR2 register, when revision is changed? 0 Locked

    301 views
    1 reply
    Latest over 3 years ago
    by Gerome Cacho
<>