• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 32 subscribers
  • Views 350 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB954-Q1: CSI_CLK0P/N and CSI_CLK1P/N

K.Yaita
Guru 29690 points
Part Number: DS90UB954-Q1

Hi Team,

DS90UB954-Q1 has two differential clock outputs (CSI_CLK0P/N and CSI_CLK1P/N).
I believe CSI_CLK0P/N should be connected to processor SOC when CSI_LANE_COUNT=00 (4 lanes) regardless of input is RX0+/- or RX1+/-.
Is my understanding correct?

Best Regards,
Yaita / Japan disty

  • 0
    TI__Genius 16890 points
    Hello,

    When you are using 4 lanes, the CSI_CLK0P/N will contain the clock information. CSI_CLK1P/N is used when there are two sets each consisting of two lanes. CSI_CLK1P/N is the clock for the second set of lanes.

    Please see the Pin Description for the CSI pins on page 4 of the datasheet. Also see Figures 50 to 53 in the datasheet. Figure 50, 51 and 53 will use CSI_CLK0P/N, Figure 52 uses both CSI_CLK0P/N and CSI_CLK1P/N.

    Mike