This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • TI Thinks Resolved

TPD4E02B04-Q1: ESD application on PCIe path

Intellectual 1350 points

Replies: 3

Views: 114

Part Number: TPD4E02B04-Q1

Hi Expert:

 if use two device of TPD4E02B04-Q1 on the PCIe path, Is there any signal integrity problem we might met?

Best Regards,

Mark, 

  • Mark-

    Be careful with trace capacitance - depending on what your speed of the PCIe bus you could have signal integrity issues due to the TPD4E02B04 capacitance. The best way to look at this is to look at the insertion loss plot of the device. Without knowing the speed of your bus specifically, I cannot tell exactly however.

    Thanks,

    Alec

  • In reply to Alec Forbes:

    Hi Alec,

    This is Joe, from Flex Taiwan SI team,
    the speed of PCIe will be gen 3,
    can you advise the loss if having two ESD protection on one trace?

    thanks!

    Joe
  • In reply to Joe Wey:

    Joe-

    It looks like PCIe gen 3 does 1 GBPS per line, so the bandwidth of the third harmonic is approximately 1.5Ghz. At 1.5Ghz the insertion loss for the TPD4E02B04 from the datasheet plot is approximately ~.25dB, so with two devices you can expect to see about .5dB loss at the third harmonic of your frequency.

    Thanks,

    Alec

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.