DS90UH925Q-Q1: PDB High to Low pulse width for Hard Reset

Hi, Team,

Could you share some information that the PDB Low pulse width for Hard Reset control?

(such as T8 time specified in 954 datasheet)

and is there specified Minimum time in between VDD stable and PDB input? 0msec<= is ok?

thanks,

Best regards,

Koh