Hi everyone,
i have a question regarding section 7.5.3 'I2C Restrictions on Multi-Master Operation' on page 36.
The I2C specification does not provide for arbitration between masters under certain conditions.
The system should make sure the following conditions cannot occur to prevent undefined conditions on
the I2C bus:
- Master 1 sends a repeated START condition and master 2 sends a data bit.
- Master 1 sends a STOP condition and master 2 sends a data bit.
- Master 1 sends a repeated START condition and master 2 sends a STOP
Note that these restrictions mainly apply to accessing the same register offsets within a specific I2C slave
If this a limitation of I2C at its core, how can this be solved for newer generations of as indicated in 7.5.4?
It states that these restrictions mainly apply to accesses to the same device and register.
What other conditions are there?